期刊文献+

一种基于数据存储的流水SHA256硬件实现电路 预览

A hardware implementation circuit of pipelined SHA256 based on data storage
在线阅读 下载PDF
收藏 分享 导出
摘要 提出了一种新型的基于数据存储的SHA256全流水数据迭代方式。在全流水SHA256结构中,数据压缩器中的状态寄存器每次更新时只需要计算A和E,而状态寄存器B-D和F-H则可以直接从前一轮中的A-C和E-G得到。且每轮新产生的A和E在经历四级流水传递后将不再被使用,因此A和E生命周期为4个时钟周期。在传统数据迭代的方式中,每次数据更新将会导致A-H共8组寄存器同时翻转。因此,为了减小寄存器的翻转次数,继而降低寄存器的翻转功耗,提出了一种存储方案,即采用锁存器存储每级新产生的A和E,当后级需要使用时,通过选择器选择前级锁存器存储的A和E数据,用于产生本级新的A和E。由此,在进行数据迭代时,每轮只有A和E两组存储器更新,从而可以降低电路的动态功耗。在所提方案中,采用锁存器代替触发器作为存储单元,同时通过由传输门构成的选择器来实现数据的选择。仿真结果表明:在28nm工艺下,采用数据存储代替寄存器翻转后的SHA256全流水结构功耗降低约27.5%,面积减少约49.2%。 A new method to realize full-pipelined SHA256 based on data storage is proposed. For the full-pipelined SHA256, only A and E need to be calculated each time when the status registers of the data compressor are updated, while B-D and F-H can be obtained directly from A-C and E-G of the previous round. Since A and E will no longer be used after they have been transmitted forward for four stages, the life cycles of each stage′s A and E are both 4 clock cycles. For the traditional pipeline structure, all status registers which are used to store A-H will be updated at the same time, which hence introduce a large dynamic power. Therefore, in order to reduce the numbers of registers, and then reduce the dynamic power of registers, this paper proposes a storage scheme, which uses latches to store each stage′s A and E. When the latter stage needs to use A and E of previous stage, it selects A and E stored in the latches of previous stages using MUXs. Therefore, only the values of two sets of latches(A and E) will update per stage, which can reduce the dynamic power consumption of the circuit. In the proposed scheme, latch is used instead of flip-flop as a storage unit, and data is selected by using MUXs which are composed of transfer gates. The proposed scheme is realized and verified using a 28 nm process, the simulation results show that when compared with traditional structure, the power consumption of the pipelined SHA256 using data storage scheme is reduced by about 27.5%, and the area is reduced by about 49.2%.
作者 陈镇江 张寅 张志文 卢仕 刘玖阳 万美琳 戴葵 Chen Zhenjiang;Zhang Yin;Zhang Zhiwen;Lu Shi;Liu Jiuyang;Wan Meilin;Dai Kui(Faculty of Physics and Electronic Technology,Hubei University,Wuhan 430060,China;School of Optical and Electronic Information,Huazhong University of Science and Technology,Wuhan 430062,China)
出处 《电子技术应用》 2019年第7期44-49,共6页 Application of Electronic Technique
基金 国家自然科学基金(61704050).
关键词 SHA256 流水 翻转 锁存器 选择器 SHA256 pipeline flipping latch MUX
作者简介 陈镇江(1999-),男,本科,主要研究方向:数模混合电路设计;张寅(1991-),男,硕士,主要研究方向:数模混合电路设计;万美琳(1988-),男,博士,副教授,主要研究方向:数模混合电路设计。
  • 相关文献

参考文献6

二级参考文献23

  • 1曲英杰 ,刘卫东 ,战嘉瑾 .可重构密码协处理器简介及其特性[J].计算机工程,2004,30(13):166-168. 被引量:7
  • 2葛辉.一种256位hash函数算法[J].大众科技,2005(5):107-108. 被引量:5
  • 3桑海,李建宝.加密算法MD5的研究与应用[J].华南金融电脑,2006,14(4):74-77. 被引量:5
  • 4National Institute of Standards and Technology.Announcing the Secure Hash Standard. FIPS 180-2,2002 August 1:9-20,71-72 被引量:1
  • 5杜艳华 戴紫彬.安全散列算法SHA—1的IPCORE的设计与实现[J].电子技术学院学报,2004,16(1):17-19. 被引量:1
  • 6Altera Corporation. Cyclone Device Handbook .Volume 1.available at http ://www. Altera. com. 被引量:1
  • 7夏宇闻.Verilog数字系统设计教程[M].北京:北京航空航天大学出版,2005. 被引量:28
  • 8王育民,刘建伟.通信网的安全——理论与技术[M].西安:西安电子科技大学出版社,2002. 被引量:2
  • 9National Institute of Standards and Technology. SHA-2 Standard: Secure Hash Standard, FIPS PUB 180-2[S].www. itl. nist. gov/fipspubs/fip180- 2. htm. 被引量:1
  • 10National Institute of Standards and Technology: HMAC Standard: The Keyed-Hash Message Authentication Code: HMAC[S]. http://csrc.nist.gov/publications/fips/fips.htm. 被引量:1

共引文献12

投稿分析

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部 意见反馈